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Abstract
During a recent experiment (April 1994), for the ONR Sea Ice Mechanics Initiative (SIMI),
a portable data acquisition system was asembled that included 2 new developments. The first
consists of a board, designed for the ISA PC bus incorporating 8 - 24 bit sigma-delta analog-
to-digital converter (ADC) channels with 20 bit rms dynamic range. Among the features are
programmable bandwidth to 1500 Hz, low power disipation, digital anti-alias filtering, and a
"floating point" mode resulting in a 16 bit word. Secondly, since the telemetry of data at
continuous rates in exces of 100Kbytesjs was required, hardware & software was developed to
use a wireles LAN to network 3 sites up to 5km distant from the data recording system. Details
of the system along with test data are described.
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1 Scientifc Motivation
The SIMI experiment in the spring of 1994 brought researchers together from the ice mechanics,
oceanographic, and acoustic communities to observe and gather data related to sea ice fracturing
mechanisms. The overal objective of this program was a better understanding of the mechanical
properties of ice, and their relation to environmental forcing.
The focus of the MIT /WHOI component of the SIMI-94 experiment was the use of acoustic
detection methods to localze ice events followed by measurements in the immediate vicinity of
detected event sites to gather data related to the elastic behavior of sea ice. The intent of our work
is to develop seismo-acoustic methods for modeling the mechanical properties of ice using the data
acquired at ice crack event sites.
The technical developments described here were motivated by the need to gather data at event
sites with quickly deployed measurement systems. Three axs geophones were the primary sensor.
During the experimental period, a horizontal array of 32 hydrophones with an aperture of about
500m and a time domain beamformer running on a UNIX workstation was used as a surveilance
tool to detect and localze ice events in realtime. The results alowed us to monitor and inform
other participants of the general level and location of ice activity within a radius of about 3km
of the array. The objective was to chose sites for near field geophone deployments based on a
combination of surveilance array detections and direct observations.
Shortly after the ice camp was established, local ice activity became so intense that most per-
sonnel were temporarily evacuated from the camp. This would have been the ideal time to have our
portable systems deployed but neither we nor our equipment were ready. As we progressed with
equipment preparations, the ice activity diminished. Only during the last week of the experiment
period was lead formation and ridging apparent. We were able, during this period to collect about
120GB of data using the system described in this report.
Figure 1 is a mock aerial view of the Spring SIMI-94 camp. The violet squares indicate the
relative locations of Radio Lan Acquisition Module (RLAM) deployments. The bluish coloration is
indicative of actual ice floe boundaries. Approximate distances between the RLAM's and the VLA
site are shown. The receiving antenna and data logging computer were instaled at the larger green
hut shown near the VLA.
2 RLAM Technical Requirements
The term "near field" refers to signals from the elastic response of ice to cracking events on
scales of mimeters (thermaly generated) to many meters (ridging and rafting processes) before
they are garbled by scattering effects that occur at floe and ice crack boundaries. Therefore we had
to place geophones (velocity measuring sensors), in the immediate vicinity of crack sites. Normaly
these are the areas where we would avoid deploying sensors because of the likelyhood of wire breaks
and sensor losses in the shifting ice.
The RLAM was designed to permit data collection under these conditions. A distributed system
with short cabling could be deployed piecemeal and was less likely to suffer total loss of data
acquisition capabilty in diffcult ice conditions.
Personnel are a source of acoustical signal contamination so it was desirable to have these
systems autonomous once deployed. Fast deployments were critical to minimize the time between
identification of an active area and actualy being in position to take data. These conditions required
that systems either record data internaly for periods of days or, more desirably, telemeter large
quantities of data to a manned, centraly located site at some distance.
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Any system put into the Arctic environment must withstand the extremes of low temperature
(to -500 C), wind, brittleness due to the cold and general rough handlng as well as sled and
helicopter transportation.
Radio linked autonomous systems minimize the amount of wire needed to connect sensors. They
can be easily recovered for redeployment elsewhere, can make data avaiable in near realtime to
establish its qualty and minimize the need for personnel at remote sites. Key to the feasibilty
of this project was a commercialy avaiabile radio Ethernet adapter that supported the standard
TCP /IP protocol. Such a system had been configured for a previous experiment to continuously
transmit data from a buoy to a nearby ship. (1)
The original "wish list" for a near-field system was:
. smal vertical line array of hydrophones....possibly 8 ch
. a quantity of 3-axs geophones, 50-2kHz bandwidth
. high dynamic range...~16 bits
. programmable sample rate with band limiting
. fast deployment/recovery, via helicopter or snowmobile
. modest power requirements
. onsite recording system that could be instaled/recovered quickly with the sensors and oper-
ated autonomously in a preconfigured hut
Previous work had shown that data could be telemetered in real-time directly to the main camp
using a radio LAN. However there is a significant reduction in the net data bandwidth originaly
posed. During an earlier part of the Sea Ice Mechanics program (November 1993) we had the
opportunity to test the LAN hardware under realstic conditions with various antennas. These
tests suggested that the 5km range and at least lOOK Byte/sec aggregate data rates were possible.
Unfortunately, this rate was a fraction of what we needed. However the attractiveness of reliable
radio telemetry was compellng and compromises were made. As a result, we prepared the following
for use during the April 1994 81MI field work:
. Four 16 channel battery powered systems, each with 53-axs geophones and 1 hydrophone
configured as shown in Figure 2
. A selection of programmable sampling rates with a maxmum of 3906 Hz, (1500 Hz BW)
. Two radio links, one for data telemetry and one for a power cycling and timebase sync
. 10 slot ISA chassis containing a DX 486 single board computer (SBC), NCR WaveLAN Eth-
ernet adapter, timing and power control board, 2 - 8 ch 24 bit analog-to-digital converter
(ADC) boards and a DC/DC converter.
. 2 kWh battery pack, for 1 week Arctic operation
. Well insulated orange polypropylene packing case with custom through-fitting for sensor cables
and a snowproof nylon "sock"for cable connections
. PC based receiving system with Exabyte drive for data storage and the abilty to download
code to the remote sites.
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3 The RLAM's
Each RLAM system consisted of the components shown in Figure 3 and was deployed in an
orange polypropylene packing case (to aid visibilty on pack ice), insulated and sized to snugly
hold the RLAM electronics chassis and a pai of battery packs. The insulation used was urethane
foam (R=6 per inch), 4" in the top, 2" in the sides, and 1" in the bottom. Space was alowed for
2 identical alalne battery packs which were situated above (actualy rested on) the electronics
chassis to be warmed by the approximately 26 watts of power dissipated when the system was
running.
A 4" diameter hole in the side of the RLAM case held a threaded plastic fitting that could be
sealed during shipment and field transportation. It alowed easy access to cables for sensor and
antenna connections. Figure 4 is a photograph showing an RLAM and its mast with 2 antennas
mounted.
Each RLAM was configured to acquire data from 16 channels at a common selected rate. During
. episodes using more than 1 RLAM, al were configured from the LAN link to run at the same rate.
Fifteen channels were devoted to 5 - 3 axs geophones. An omni directional broadband hydrophone
was connected to the 16th input on each RLAM. Inexpensive multi-pin automotive type connectors
were used to connect sensor cables.
The RLAM's were computationaly powered by a DX486 based single board computer (SBC)
running on a passive backplane in a 10 slot chassis. Though the arithmetic capabilty of a DX
processor was realy unnecessary during data acquisition operations, it was convenient for a devel-
opmentjcheckout mode so data could be manipulated with MATLAB.
The SBC was a TEKNOR AT4 hal size board that incorporates an entire PC based on a choice
of SXjDX processors clocked at 25 to 66 MHz. The AT4 incorporates 4 - 30 pin DRAM slots
(we used 16M of DRAM), 1M of FLASH EPROM memory that can be configured as the "boot"
disk, 128K of static RAM, IDE & floppy interfaces, serial & paralel ports, realtime clock and
" deadman" . It's only drawback was that at about $1295 with an 486SX processor it was expensive.
An AMD DX-40 processor running at 33 MHZ was used. It was found to dissipate about the
same power as an Intel 486SX running at 25 MHz. A VEMALINE tower heatsink was attached
to the processor and was held against the side of the chassis as a heat dissipation measure in the
enclosed insulated RLAM case. Though lower power "SL" type processors were avaiable, no other
SBC at the time provided the desired mi of features and easy use of an onboard FLASH memory
boot disk along with the lower power processor.
A 10 slot chassis was more than adequate but the additional space left enough room for a copper
shield separating the 2 ADC boards from the SBC, WaveLAN, and timebase interface. Subsequent
testing has indicated that the copper shield plate has little if any effect on data qualty. During
development and testing another slot was taken by a video monitor interface.
3.1 Sensors
Four 16. channel systems were assembled, each configured for 53-axs geophones and 1 hy-
drophone. The geophone elements were Western Geophysical 4.5 Hz (MjN LRS1011 inside an
LRS 1033 case) with useful bandwidth from resonance to at least 1 kHz and. sensitivity of 642mv jinjsec
at 70% damping. The coil resistance ofthese geophones is 420 n and they cost about $30 in smal
quantities. Each system included one omnidirectional hydrophone, designed and manufactured
at WHOI, with a low frequency -3dB point at 1 Hz and a sensitivity of -160 dBv re 1 ttP. The
hydrophone was deployed at a depth of 60m, common to al hydrophones in our horizontal event
localzation array as depicted by the red circles in Figure 1.
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Geophone manufacturers describe a region of narrowband "spurious response" that is typicaly
above the frequency region of land-seismic interest and therefore ignored, but potentialy of concern
to us. Western Geophysical tells us that these units can exhbit this seemingly resonant condition
in the region of 300 Hz. It seems diffcult to get information quantifying this response and the
reasons for it, beyond the physical construction of the moving mass-within- a-coil sensing element
itself. We have not observed such a peaked narrow band signal in real data.
Each 3-axs geophone was a single polyethylene package about 5" long by about 2" square with a
single cable consisting of 3 individualy foil shielded twisted pair emerging from a water-tight gland
at one end. The attached cable was 200 feet long and, though a little stiff and unwieldy in the
cold, eliminated the need for a connector at the sensor end. Inexpensive molded automotive style,
polarized, 6 pin connectors were used to connect geophones to the RLAM's. Their only drawback is
that they stiffen suffciently in the cold to make connection/disconnection diffcult. During RLAM
deployments, we usualy had a smal "salamander" style heater and a smal generator avaiable
that eliminated this problem.
The geophones contain 2 identical horizontal sensors and one vertical sensor mounted orthogo-
naly to each other. A damping resistor of 3.48K shunted the sensors at their solder connections.
Power is not required for the geophones. An alcohol fied bubble level is integraly mounted on top
of the geophone case as an aid to leveling during deployment.
Geophone instalation required a sm~ area to be cleared of snow so that the sensor could be
attached directly to the ice with fresh water mied with snow, otherwise known as "arctic concrete",
to form a fast freezing slurry. As a 3-axs unit was placed on the ice, some of this slurry was poured
around while it was held level according to the bubble. Mounting spikes, normaly used for land
seismic instalations, were not used. A smal fiture, placed over the geophone was used to algn al
units in the same (nominaly north) direction. After deploying geophones, their relative positions
were surveyed using a sextant to measure angles between another sensor and the centraly located
RLAM antenna pole.
The single hydrophone was deployed through a hole driled with a hand auger .or simply put
into the water where a lead in the ice had recently opened. Unlke the phones deployed as part.
of the horizontal array, which were in air fied tubes, the RLAM hydrophones usualy had to be
recovered by drilng a second hole near the first and "snatching" the wire beneath the ice.
3.2 High Resolution 8 Channel ADC Board
A new development for this project was an 8 channel Industry Standard Architecture (ISA)
board ADC based on a recently released 24 bit Sigma-Delta architecture chip set from Crystal
Semiconductor Corp., (CSC). Our intention was to use this board with standard, inexpensive
multiple slot passive ISA backplanes, for both the SIMI work and future projects. Therefore, the
board was designed, as much as practical, as a general purpose, low frequency, expandable ADC
for use as part of any 16 bit ISA system. An obvious concern with such dynamic range was noise
from processors, logic and power supplies as well as crosstal from other AD24 cards. Care was
taken during layout to minimize onboard contamination of signals, resulting in a 6 layer board with
multiple power planes largely populated with surface mount devices. On-board linear regulators
for the analog circuitry and the SID modulators were necessary to prevent power supply noise as
a function of high frequency digital logic surges from contaminating the data.
Though data collection efforts were ultimately successful, one noise problem was the source of
much grief during the SIMI-94 experiment until we improved the shielding of analog signal cables
and subsequently added smal value bypassing capacitors at the differential amplifier inputs. A
discussion of this problem is included in a later section.
6
Each RLAM system contained two of these eight channel ADC boards in a 10 slot chassis to
process 16 data channels. The Sigma-Delta converter (SDC) topology requires a converter per
channel approach, assuring simultaneous sampling of al channels. A characteristic of the SDC
approach is a highly oversampling, (typicaly 1 bit), front end which band shifts the quantization
noise up in frequency. The fiter/decimation function (1 device of the 2-chip set), employs an FIR
digital fiter with a bandwidth of about 40% of the output sample rate.
The use of a 24 bit system was motivated by the need for a large measurement range of less
complexity than a system with multiple discrete gain settings and the means to automaticaly select
the optimal gain on the fly. In fact Crystal demonstrates their chip set to be about a 20 bit system
at 1 kHz output rate. In our implementation we realze a remarkably simiar rms dynamic range
at that rate, despite the proximity of ISA bus activity. The board was designed to operate in 1 of
3 modes, permitting the acquisition of ful 24 bit resolution data, a "fied gain" 16 bit mode, or a
"pseudo floating point" 16 bit mode.
Figure 5 is a block diagram of the AD24 board functions whie Figure 6 is a more detaied diagram
of the differential receiver for each of the 8 channels. The amplifier, an Analog Devices AD620, is
an instrumentation design. We have it configured to receive either a voltage or current mode signal.
It is possible to supply power to a sensor such as a hydrophone or simply connect an unpowered
sensor such as a geophone directly. The current mode connection, in our case for a hydrophone,
develops the differential signal across the 2 - 200 ohm resistors, AC coupled to the amplifier inputs.
The additional 402 ohm resistor and the large 680/11 electrolytic capacitor effectively "stiffen" the
sensor supply voltage against low frequency modulation of the power supply by other sensors which
can otherwise appear as crosstal. This design emphasized rejection of crosstal between signals in
long unshielded twisted pair (UTP) cables. The crosstal data cited in Figure 6 are an indication
of what can be achieved using this current mode sensor/preamp arrangement.
Solder jumper pads alow a preamplifier gain of Odb, 20db, or 40db to be set, resulting in ful
scale input ranges of +/-4.5v, +/-0.45v, and +/-0.045v respectively. It is convenient to have a
maxmum sensor output voltage of about .9v peak-to-peak with a preamplfer gain of 20 dB which
realzes most of the CMR avaiable from the AD620 and also (for our hydrophones), causes the
output referred noise of the analog front end to be comparable to the ADC "shorted input" noise
leveL.
After an initial configuration sequence by the host PC processor, each AD24 board operates
independently, with 16 KB of first-in/first-out (FIFO) data buffer space. One AD24 operates as
the MASTER, jumpered to interrupt the host when data reaches the FIFO hal-ful mark. Al are
driven by a common clock and al respond in paralel to the same I/O command to synchronously
start the sampling process after configuration procedures have completed. The clock must be clean
and free of glitches, reflections, etc. A nasty clock line can result in what appears to be loss of data
FIFO sync among multiple cards, bad status bits and an overabundance of data interrupts.
Each AD24 card in a system is programmed from the host PC. A FIFO on each board is used
as a sequencer to control the mode and operation. At run time the processor downloads setup
information and sequencer code to each board via I/O. A brief discussion is given here however a
detaied explanation is provided in Appendi A. The programmable parameters are:
. SAMPLE FORMAT, one of 3 choices: 1) 24 bit mode, 2) 16 bitpsuedofloating point mode,
and 3) 16 bit fied point mode.
· ACTIVE CHANNELS, selectable from 1 to 8. (Note: In the 24 bit mode the number of
channels selected must be even - because of hardware restrictions.)
· SAMPLE RATE: There are 7 output rate selections given by "codes" 0 - 6, as a function of
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the CLOCK rate which can be between .5 and 1.5 MHz. When discussing S-D converters, a
distinction is usualy made between sample rate and output rate because the actual sampling
rate of the input signal is a multiple of the data output rate. Al channels on an AD24 must
sample at the same rate.
. SAMPLE COUNT INTERRUPT: Eight bits of a divide-by-n counter setting an interrupt rate
that can be used to mark time at data record boundaries.
3.2.1 24 Bit Mode
After al 8 ADC's on a card complete a conversion, data from each ADC are shifted out serialy,
sign bit first followed by the most significant bit (MSB), into an 8 bit serial-to-paralel register.
When the first 8 bits have been shifted into the register, they are stored in FIFO" A". The second
8 bits are shifted out and loaded into FIFO "B". The final 8 bits are shifted into the same register,
and loaded into the next location of FIFO "A". Since there are not 3 data FIFOs, the 3 bytes of
data are spread over 1-1/2 data locations, which is the source ofthe requirement for an even number
of channels in 24 bit mode. Therefore 24 bit mode uses 50% greater storage and bus bandwidth
compared to the two 2-byte sample modes.
3.2.2 Pseudo Floating Point Mode
Subsequent to conversion by al enabled ADC's on a board, the output word is formed by
extracting a 14 bit. signed mantissa from the 24 bit original sample based on the occurance of
the first "active" bit in the sample. The 2 remaining bits of the 16 bit output word become an
exponent specifying up to 3 - 3 bit left shifts that determine the position of the mantissa in the
original 24 bit format. In this way, the 16 bit output format can span the entire measurement range
by simulating the output of an auto-ranging amplifier with 4 discrete gains. A detailed explanation
is in Appendi A.
3.2.3 Fixed Point Mode
A second 16 bit mode was designed to select a fied point 2 byte word from a fied position in
the 24 bit ADC output, including the sign bit. The rationale for this mode was the extra 2 bits
of resolution compared to the floating point mode when a 16 bit output word is necessary. Unfor-
tunately the design is flawed in that no provision was made to force the resultant 2's complement
word into an over-ranged condition when any bit more significant than the output group is set.
Thus this mode is limited to selection of the uppermost 16 bits of the original 24 bit value.
3.2.4 Data Storage
The AD24 board has a data buffer of 8 K 16-bit words using 2 8-Kbyte FIFO's, alowing a
relaxed host response to data interrupts. The FIFO's are in sockets permitting more storage with
larger devices of the same pinout. Using 8 channels, up to 512 sample suites can be offoaded by
the PC at each interrupt from the FIFO hal ful flag. At a sample rate of 3906 Hz, this occurs
every 131 ms for 16 bit data and about every 87 ms for 24 bit data.
Jumpers are avaiable to alow selection of the appropriate interrupt request line (the selections
are 3,4,5,10,11,12 & 15). A 33 MHz '486 typicaly initiates interrupt service in 15 - 20 microseconds
and 16 bit data are transferred using the assembly instruction "INSW" with the REPEAT prefi at
about 1.1 MHz. A hal-FIFO of data can be offoaded in about 4 millseconds. As wil be discussed
later, this offoad period was a troublesome symptom with respect to noise in the data.
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In 24 bit mode, a data suite consists of 83- byte words, (24 isn't integraly divisible into 4096),
making it necessary to unload less than hal a FIFO of data. We have used 4092 words which is
341 sample suites with 8 channels.
When data from the last channel is being stored for any particular sample suite, a marker bit is
written to the ninth bit of FIFO" A" (these FIFO's are actualy 9 bit devices), as a demarcation
between samples suites. When data are read by the PC, this bit is written to the system status
register and can be used to check that data frames have not been fractured.
3.2.5 Sequencer
A third FIFO serves as a sequencer to provide programmable signal to extract ADC data and
temporarily store it in the data FIFO according to the selected sample format. The system clock
is used to sequentialy read out the pattern of bits downloaded by the host during configuration,
resulting in 9 synchronous signals to control the timig of the sampling process. The actual sampling
process of each ADC is continuous. With each new sample suite the sequencer cycles, completing
a readout and load to FIFO of data from each active channel in 24 + 25*n CLOCK cycles (224jLs
for 8 channels with a 1 MHz CLOCK in pIp mode). Figures 7 & 8 show timing detais for the 24
bit and pseudo floating point modes. The "c" code used to create sequencer code for the 24 bit
and pfp modes is given in the routine ad24seq, Appendi C.
3.2.6 Use of Multiple AD 24's
Two AD24 cards were used in each RLAM. However more can be used to achieve systems
with a large number of channels given adequate I/O space. A practical limit of about 10 boards
in a single backplane system is imposed by ISA bus drive/loading capabilty. Unfortunately, we
gave insuffcient consideration to bus loading in our design as each AD24 has a number of devices
attached directly to the ISA data and address bus lines rather than a single set of buffers. Despite
this we have been able to run as many as 9 boards on the same backplane.
Al cards have the same address to coincidently command the start of conversions. Theoreticaly,
when using multiple AD24 boards, different sampling rates could be programmed if the acquisition
software accommodated the appropriate amount of data from each board at the data interrupt
rate.
3.2.7 Sample Count Interrupt
A sample count function exists on the AD24 whose output on rollover can provide a second
interrupt to the host that can be used to mark the time of the first sample in the next record. The
function is implemented with jumper selection of the upper 6 bits of a 12 bit counter and an 8 bit
divide-by-n counter whose count is programmable by the host. The signal DRDYl is the input to
this counter chain. The number of sample suites signaled by this interrupt is given by 2m * n, where
m is the jumpered power-of-2 output and n is the 8 bit divisor programmed into the divide-by-n
counter. For RLAM operations AD24's were jumpered for an m of 9, yielding a modulo of 512.
When 3 RLAM's were in use, n was set to 21 to yield 10572 sample suites from 16 channels between
interrupts. This event was used by the RLAM processor as an interrupt to read the realtime clock,
indicating the time, typicaly to within a few tens of jLS of the first sample in each data record.
3.2.8 Power
The AD24 board requires 5 power voltages, the sources for which can be configured in multiple
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ways. The Crystal ADC chip set is comprised of 2 devices. The modulator chip, CS5321 has
separate analog and digital power pins requiring 2 sets of + 1- 5V. We use the same + 1- 5V for
both, separating them with a 10 ohm resistor and bypassing capacitors. (After the board was layed
out, it came to our attention that the 2 pairs of power pins on the CS5321 were connected internaly
so the 10 ohm resistors do nothing.) The CS5322, the FIR decimator lfiter, has pins brought out
for two +5V supplies. The differential amplifier, sensor power and broadband buffer section of
the board require bipolar power (+1-8 but can range from +1-5 to +1-12V). The remainder of
the board consists of digital devices requiring +5V power with no particular noise restrictions.
Separate power and ground planes for the analog, ADC and digital logic sections are provided,
with connection choices as shown in Figures 9 and 10. This reduces signal contamination from
power sources.
Through a series of jumpers the power connections can be configured in various ways depending
on the avalable voltages and the requirement to minimize power dissipation. Normaly, the + 1-
5v for the ADC's come from a pair of linear regulators supplied with +1- 12v from the ISA bus.
Simiarly +1- 8v for the analog section comes from a second set of passive regulators. The +5v
for the digital logic comes directly from the ISA bus. Alternatively, the analog section may be
powered by an external + 1- 8v source brought in through the signal connector. From this +1 -8v,
the + 1- 5v for the AID can be regulated. The +5v for digital logic can be supplied externaly via
the signal connector also. The intention of these external power sources is to alow some flexibilty
to minimize noise contamination.
Regarding noise rejection, the passive regulators are clearly beneficial when power is taken
directly-from-t-h ISA bus + í - l2V'Py-yplSlSed if exrna:upesclre--iised--toiih
linear regulators on each board offer isolation and local fitering. Tests indicate that data noise
levels are simiar using power via the passive regulators and the ISA bus or from separate battery
sources for the analog and ADC sections. We attribute this partly to separation and reasonable
connection of ground planes in the 6 layer AD24 board.
Through various powering schemes, we have taken measurements of the actual current required
by the major components of the AD24 board. These data (in milamps) are shown below for 8
channels (Q 1 MHz CLOCK from board SIN 8:
+8A -8A +5A -SA +5D
-- - --- - - - - -------------------- - ------ -- - ----- - ------- ---- ---- ----------- - --- ------
AD620) s, OP220) s, 4. 5V Ref ,no sensors 10.25
CS5321/2 chip sets, includes LM317,337
Logic +5, int clock G lMHz, no data
Logic +5. int clock G lMHz, taking data G3906Hz
Logic +5. ext clock G lMHz. no data
Logic +5. ext clock G lMHz. taking data G3906Hz








Drawing power from the ISA + I -12 and +5 buses, each AD24 card dissipates about 1.5W
clocked at 1 MHz with no sensors connected. IT regulated power is supplied directly to the +1-
5A and +1-8A buses on the card, about .8W would be dissipated (at the AD24) under the same
conditions. This is due to the losses of the LM3x7 linear regulators.
To prevent the input stages of the ADC's from latching up from excessive current flowing into
signal inputs, the application of +1-8v to the analog section is delayed relative to the ADC's.
Resistors RIO and Rll (604U) prevent excessive input current to the AID should the AD620
become over-ranged on large signals. The combination of RIO and Rll with C6 and C7 also
provides low pass fitering necessary to prevent alasing at multiples of the S-D modulator clock.
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Figure 10 shows the possible jumpenng schemes for supplying power to the AD24 board. Any
of 3 voltages +V, -V, & +S can be brought in via the DB37 connector at the card edge. Likewise,
the same voltages can be taken directly from the ISA bus where +V=12 and -V=-12.
3'.2.9 AD24 Performance
A potential problem with a high resolution ADC in close proximity to a computer and bus is
the corruption of the analog signals by radiation from high speed switching signals.
During tests, the AD24 board displayed a susceptibilty to noise pickup that appeared to be
related to I/O operations when data was read from the FIFO. Figure 11 is a sample of data
taken early in the SIMI-94 experiment showing the symptom of this problem. These noise spikes
can vary in amplitude from channel to channel and card to card. Tests indicated that the noise
peaks occurred during the time that the FIFO's were being read and to a lesser extent, when I/O
operations were being done with other devices on the bus, clearly evident in Figure 11. After testing,
. we concluded that the noise was not picked up on the board itsel but rather by improperly shielded
signal leads attached to the DB37 pin connector at the board edge. The symptom we observe is from
induced high frequency interference (probably harmonics of address and data signal transitions on
the ISA bus and the AD24 board data FIFO's), via signal leads, which is then nonlnearly rectified
at input junctions of the AD620's. The amplifier has little common mode rejection of such high
frequency signals. We found thatfoil shielding on the signal leads up to the solder pockets on the
DB37 connector greatly inhibits the induced noise. We alo found that the noise was eliminated
if 8 or 10 turns of a shielded signal cable was put on a smal toroid close to the point where the
signal was connected to the AD24 differential amplifiers. Implementation of the latter measure
was not practical, however another approach was nearly as effective. Surface mounted 470 pf NPO
capacitors retrofitted across bias resistors RS and R6 shunt the high frequency interference before
they get to the AD620 inputs. In al cases this nearly eliminates any of the characteristic pulses in
the signal. Figures 12 and 13 show data from the same channel before and after being fitted with
the extra bypass capacitors.
Subsequent to noise reduction modifications, tests were run on AD24 boards to compare the
fidelity of the 24 bit and "pfp" modes. Plots were made of data taken with signals input di-
rectly to the SDC and input normaly to the differential receiver using a current mode hydrophone
preamp/driver having the sensing element replaced with a capacitor. Tonal signals were input to
the preamp using a battery powered KH4400A signal generator which is capable of S/(N+D) ratios.
of about 100+ dB. Not only is it diffcult to perform such tests with little 60 Hz contamination but
signal sources capable of meanngful tests of these converters are scarce.
Plots are included of tones input to an AD24 board in 2 ways. The first group, consisting of
Figures ISa-h, 16a-h & 17a-h, shows the spectral result with a tone input directly to the 24 bit
converter via a jumper pad on the board that bypasses the front end differential amplifier. This is
not a normal input mode but is intended to give baseline data for the amplitude response of the
SDC itself. Spectral levels have been normalzed to dBV at the SDC input. We cannot say whether
the distortion and noise level are a function of the SDC or of the signal generator. Engineers at
Crystal Semiconductor Corp. claim to have the same diffculty, although their plots look a few dB
better than ours. Figures ISa,c,e,g show 24 bit data and Figures ISb,d,f,h show "pfp" mode 16 bit
data. The same is true for Figures 16 and 17. Each plot is an average of 8 - 1024 sample frames
and the spectral levels have been normalzed to show the tonal peak correctly in dBV. A 7 point
Hody window was used to minimize sidelobes.
The second group of plots, Figures 18 - 23 show data plots when a current mode hydrophone
preamplifier drives the AD24 input with input shorted and with tones. The preamp gain was 28
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dB, a typical gain with a ceramic cylinder sensor element. These plots are of single 1024 sample
frames with no averaging. Spectral levels have been normalzed to dBV and PSD at the board
input.
The following plots are included:
1. Figures 15-a,c,e,g are 24 bit, output rate of 976 Hz, 400 Hz BW
2. Figures 15-b,d,f,h are 16 bit (pfp mode), output rate of 976 Hz, 400 Hz BW.
3. Figures 16-a,c,e,g are 24 bit, output rate of 1953 Hz, SOO Hz BW
4. Figures 16-b,d,f,h are 16 bit (pfp mode), output rate of 1953 Hz, SOO Hz BW.
5. Figures 17-a,c,e,g are 24 bit, output rate of 3906 Hz, 1600 Hz BW
6. Figures 17-b,d,f,h are 16 bit (pfp mode), output rate of 3906 Hz, 1600 Hz BW.
7. Figures lSa,b are 16 bit (pfp), 100 Hz tone, 400 Hz BW.
S. Figures 19a,b are 16 bit (pfp), 100 Hz tone, SOO Hz BW.
9. Figures 20a,b are 16 bit (pfp), 100 Hz tone, 1600 Hz BW.
10. Figures 21a,b are 16 bit (pfp), Nois'e floor PSD, AD24 i/p open & preamp i/p shorted, 400
HzBW.
11. Figures 22a,b are 16 bit (pfp), Noise floor PSD, AD24 i/p open & preamp i/p shorted, SOO
HzBW.
12. Figures 23a,b are 16 bit (pfp), Noise floor PSD, AD24 i/p open & preamp i/p shorted, 1600
HzBW.
Ignoring distortion and what appears to be sidelobe energy, plot 16a of the 24 bit data shows
about 114 dB rms dynamic range (19 bits) over 400 Hz. The "pfp" mode result in Fig 15b shows -
about SO dB rms dynamic range over the same bandwidth which is quite acceptable given the 13
bit mantissa in this mode. The distortion peaks in the pfp result (15b,d,f) are due to the truncated
mantissa.
The noise level of the AD24 board with an open input (Figures 21a, 22a, & 23a) is 20 to 30 dB
below what is shown with a +2SdB hydrophone amplifer, input shorted (Figures 21b, 22b, & 23b).
This assures that the AD24 board with +20 dB gain wil not be the limiting factor in the system
noise floor. In fact, the same can nearly be said of the AD24 with unity gain at the differential
receiver (from Figures 15e,g). In order to keep the power requirement low (about 45mw), our
current mode hydrophone sensors have a maxmum linear output of about - 1OdBVrms. Since the
input range of the converter is +/- 4.5V, (10.05 dB), setting the gain ofthe AD620 at +20dB is a
good match for maxmum signal levels and uses most of the avaiable CMR of the AD620 as well.
The hydrophone preamp is the source of the distortion levels evident in Figures is - 20. It is
diffcult to achieve better than about -60dB signal-to-distortion ratios with a low power current
mode driver such as we have used.
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3.3 Telemetry
Two radio systems were used. The data telemetry lik was a commercial "wireless" Ethernet
LAN adapter for the ISA bus (WaveLAN) from NCR (now from AT&T) operating in the 902-928
MHz Industrial Scientific and Medical (ISM) band. It is a spread spectrum link specified to have
a maxmum throughput of 2 Mbits/sec. Experiments over short ranges (few hundred yards) have
resulted in maxmum rates of about 180 KBytes/s. The output radio power of the WaveLAN board
is specified at 250mw (24 dBm) which when coupled with a looped YAGI directional antenna with
about 12( db gain) about 16' off the ice, was more than adequate to reach the 4 km distance to camp.
The antenna at the camp was a 9 dB omnidirectional "stick" about 10 feet long, (Decibel M/N
DB589) mounted atop a 30 foot trianguar cross-section tower. A 20 foot length of RG8 (about
1.5 dB loss) was used to connect the WaveLAN to its antenna at the RLAM's. At the camp, a
Hyperlink 900-U power amplifier/preamplifier was mounted at the base of the antenna. This unit
combines a low noise preamplifier on input (+22 dB gain) with a power amplfer on output (+24
dB) and an automatic T/R switch which senses when RF power is sourced, switching transparently
in.: 3tts. With about 60' ofRG58 between the WaveLAN board and the antenna, not only was the
net RF power applied to the antenna boosted to about 2.5 W but cable attenuation was elmnated
by the preamplfer gain. Power to this unit is supplied from the coax cable via a "T" coupler with
an external power supply at the inboard end.
The RF requirements of this system are straight forward; minimze losses in cables and connectors
(though little is lost in a good connection), maxmize antenna gain and height.
A second "survival" radio link (Figure 14), was implemented with a UHF (455 Mhz) FM radio
(a Motorola Handy-Tale) with the standard FM narrow bandwidth of 3 kHz. This was operated
at each RLAM in a receive only mode, alowing simple DTMF codes from a transmitter at the
main camp to power and unpower RLAM's remotely. Al RLAM's were configured to respond to
the same code to turn off/on the DC/DC converter that supplied +5V and +/-12V power from a
single battery pack. The UHF radio and DTMF decoder ran off passively regulated power directly
from the battery pack.
In addition to providing a failsafe reset method for the RLAM computer, the UHF radio was
used to supply the RLAM's with IRIG-B timecode. Consequently, al RLAM's were synchronized
to a common absolute time source (GPS time) and run on a common time base derived from
the 1 kHz IRIG-B carrier. The timebase for each RLAM was a 1 MHz voltage controlled crystal
oscilator (VCXO, Oscilatek, M/N HCM8304D50B, about $100) whose control input for a +/- 50
ppm servo range was the fitered output (.6 Hz single pole RC LPF) of a phase comparator. The
phase comparator inputs were the 1 KHz timecode carrier and the VCXO output divided by 1000.
Hence the short term stabilty of the timebase was a function of the local VCXO (and fiter) but
the longterm stabilty was controlled by the 1 MHZ of the GPS receiver at the camp. Conveniently,
the same GPS receiver timebase was used by acquisition systems at the camp for the horizontal
and vertical arrays. Figure 14 is a schematic showing the timing control circuitry.
During much of the last week of the experiment, 3 RLAM's were run at a sample rate of either
976 Hz or 1953 Hz. The higher rate (187,392 byte/s) could not be maintained, however, with 14 MB
of data buffer space in each RLAM, we could get continuous streams of data from 10 to 15 minutes
in length before the system would suffer from data overfow. At this higher rate, the receiver was
programmed to restart al 3 RLAMs's when anyone of them overfowed.
There is an as yet unresolved problem with the LAN telemetry process which is probably soft-
ware. Regardless of the number of RLAM's in use, there were times when the receiving machine
would stop logging data with 1 of 2 errors reported:
. "net read error: NET ERR NOTESTAB" , which implies that the RLAM. that was next in
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line to send data acted as if it's STREAM connection had been dropped.
. "Bogus REC HDR KEY" which implied that the 32 byte header that had been received was
not in fact a header, i.e. the RLAM either didn't send it or somehow the receiving machine
got confused about what it should be receiving.
Changes to RF components of the system had no effect. There were occasions when 1 or more
RLAMS ran continuously for more than a day, as well as other times when 1 might run for only a
few minutes. Clearly, attention to this problem is needed prior to future use of this system.
3.4 Receiving & Storage System
The data receiving system is shown in Figure 24. It consisted of the 9 dB omnidirectional
antenna, HyperAmp, RG58 connecting cable, a PC equipped with a single WaveLAN Ethernet
adapter and an 8mm tape drive.
Data were stored in a sequential series of fies on 8mm tape in a multiplexed format with each
fie consisting of an arbitrary number of records. The data block size was always 1024 bytes and
standard fiemarks were used at the end of :fes, including the 1024 byte tape header. The structure
of a tape header is:
struct tape_header
.¡
unsigned . char dhey(4) ; /* tape header key, "MTHD" */
unsigned char sn(16) ; /* Tape S/N, 15 chars terminated */
/* with OOh */
unsigned int dhtime(4); /* date/time header was written */
/* year, unSigned int; month/day, 2 packed unsigned chars */
/* hour/minute, unsigned int; second/millisecond, unsigned int */long chblk; /* 0 */long dhblk; 1* 0 */
char ayear (16) ; /* ascii 1994 */
char amonth(16); /* ascii *1
char aday(16) ; /* ascii */
char ahour(16) /* ascii */
char aminute (16) /* ascii */
char blan(900); 1* 0 */
long dhcont; 1* 0 *1
unsigned char dheyl(4); /* tape header key, 'MTHD' */
)- ;
A SIMI-94 RLAM data :fe is a contiguous sequence of records typicaly 1009 Kbytes in length.
Each begins with a 1024 byte Data Record Header (DRH), in which the record size, number of
RLAM's, channels, etc are identified. Most DRH information is constant throughout a fie however
time, record number, buffer number and other status for individual RLAM's is updated regularly.
An example is shown as Table 2. With a single RLAM in use, each record consisted of the same
number of 16 ch sample suites, seamlessly connected to the data section of the next record. If more
than 1 RLAM was in use, the data from one RLAM was followed by data from the 2nd RLAM
(and 3rd if in operation) within each record. The data format on tape is:





1024 byte record header
Data from RLAM 0






Data from RLAM n-1














. Last data file
EOF
The DRH format is a structure as shown below. It gives the time to the microsecond of the
first sample in the data block that follows and the record number. Subheaders from each of the
RLAM's are embedded in the "otherD" array which give information that is diagnostic in nature





















1* header key. IIDATAII
1* project name. ascii
1* exp type. ascii
1* exp number
1* RLAM date... (year. Jday)
1* RLAM time.. (minutes. ms)
1* . chanels
1* . blocks per demuxed chanel
1* if zero. data is not demuxed




























1* sample rate in Hz
1* record length in blks, includes
1* sector used for record header
1* number of record that follows
1* lat, ascii DDD MM 55.T N or E













unsigned char mrhO(32); 1* 32 bytes of RLAM 0 header *1
unsigned char mrh1 (32) ; 1* 32 bytes of RLAM 1 header *1
unsigned char mrh2(32); 1* 32 bytes of RLAM 2 header *1
unsigned char mrh3 (32) ; 1* 32 bytes of RLAM 3 header *1
1* 32 byte RLAM header(s) copied to mrhO - mrh3 containing: *1
1* char key (4) ; 'LTXI' where 'I' = RLAM ID *11* unsigned int rec; record number *11* unsigned int yr¡ 1994 *11* unsigned int dy; day *11* unsigned int mh; hours*60 + minutes *1
1* unsigned int ms; seconds*1000 + milliseconds *11* unsigned int mc; microseconds *1
1* unsigned int batt; battery voltage, unused *1
1* unsigned int temp; internal temperature, unused *1
1* unsigned char op_flag; output buffer number *1
1* unsigned char ip_flag; input buffer number *1
1* unsigned char ovf; overflow counter r *1
1* unsigned char scan_blocks; number fifo buffers/rec *1
1* unsigned char rate_code; ADG4 digitization rate code *1
1* unsigned char nch; number of chanels used *11* long xmsrc; absolute adrs of o/p buffer *1

















char fname (16) ;
unsigned char rhkeyl (4) ;
)- ;
1* unused *1
1* 3 dec digits in microsec, (1000 *1
1* 0 = normal, 1 = offset updated *1
1* linear fixed gain than ranged *1
1* sample period in microsec *1
1* buffer number stored this record *1
1* record time in microsec *1
1* space left in record header *1
1* possibly used for sensor locs *1
1* Data file name, new for Zircon *1
1* end of rec header key II DATA 
II *1
As described earlier, the pseudo floating point mode was used, resulting in 2-byte samples stored.
as unsigned short intergers with the most signficant byte appearing first in a sequence of bytes
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taken from a tape. The bits are positive (high logic level) true with the bit assignments as shown:
BIT 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
SN M12 M11 M10 M09 M08 M07 M06 M05 M04 M03 M02 M01 MOO G1 GO
-(+/-H 13 BIT MANTISSA HIIGAINII)
RLAM data was acquired in 4 different configurations.


























Approximately 120 GB of data was collected using these combinations of 1 or more RLAM's
and stored on 8mm tape using an Exabyte 8500 or 8505 tape drive. We used a Rancho RT10-AT
SCSI host adapter. The feature that originaly made this adapter useful to us is its use ofDMA for
data transfers between the ISA bus and the adapter. The adapter BIOS includes a direct-to-SCSI
function that accepts a 32 bit absolute address that it converts to a 16 bit DMA address and 8 bit
page address, alowing it to directly access the lower 16 MB of memory space. The adapter can
transfer large buffers (typicaly about 1 MB) with a single command, minimizing host interaction
during transfers to tape.
3.5 Power
The power requirement of the RLAM system as configured for SIMI-94 is summarized as follows:
DEVI CE POWER DISSIPATION (watts, measured)
- -------------------------------------------------------------------
Teknor AT-4 SBC
WaveLAN radio LAN board 8.5 idle,
Time base/survival radio/DTMF receiver









TOTAL power draw from battery




Whie lithium batteries are superior to both lead-acid and alne with respect to low temper-
ature and kwh per volume and weight, they weren't cost effective for this application where power
density was not the primary consideration. They are stil about 5 times as expensive as alne
per kwh.
For past Arctic experiments, we have occasionaly used automotive batteries fied with a richer
acid solution in temperatures as low as -30°C inside a" cooler" but drawing only about 5 watts. For
the RLAM's we considered lead acid gel batteries designed for low temperature operation however
the power/weight ratio is only about hal that of alne at O°C. Recent data on Duracell alalnes
shows that nearly 15% of a cell's rated power at 10°C is avaiable at O°C (See Appendi B). We
chose alalne battery packs for the following reasons:
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. We combined our purchase with another project to obtain pricing that made alalne cheaper
than rechargable lead-acid gel batteries.
. the power density of alalne is higher, even at O°C, requiring fewer battery exchanges.
. Alalne packs can be made to any configuration and voltage.
. no "hazmat" shipping concerns with alne batteries
. no concern with acid leakage inside RLAM case
. no battery charging requirement
Fourteen battery packs were purchased for $160 each from Battery Assemblers Inc, (Bohemia,
NY, 516 567 8855) each consisting of 144 alne "D" cells, with welded connections in a se-
ries/paralel, diode protected configuation as shown in Figure 25. Each pack was estimated to
have about 1.2 kwh at O°C starting at 36V. In retrospect, with the higher than expected bat-
tery temperatures, it may have been cheaper to use automotive style "sealed, low maintenance"
batteries.
For some of the RLAM deployments, the temperature at the top of the battery packs and/or at
the side of the chassis in contact with the CPU heatsink was recorded at a reguar rate using Onset
HOBO temperature loggers. Figures 26a, and 27a show the temperature during one deployment,
at the processor and at the top of the battery over the same time period (despite different sample
periods of 4.8 and 6.4 minutes). Figures 26b and 27b are spectra of the same data. As with al
the data, there was a noticable bump in the spectrum at the" daiy" frequency, suggesting that the
internal temperature tracked the sun. We were at 74° latitude in April, so the sun was below the
horizon for 8 to 4 hours per day over the course of the experiment. The lower frequency trend in
the temperature appears to have tracked the ambient air temperature shown for the same time in
Figure 28a. It's spectrum is shown in Figure 28b, confirming a peak at the daiy interva. In both
time series plots the point where the unit was brought into the hut (stil running) is shown.
Our interest was peaked by the high processor heatsink temperatures. Considering the insulation
and the inner dimensions of the RLAM case, we had estimated conductive thermal losses of .92 *
tiTo F, which for a 90°F differential (inside (g60° F, outside at -30°F), suggests a loss rate of
about 83 BTU /hr. The 25 W dissipation of the electronics was equivalent to 88 BTU /hr. This
near equivalence is probably fortuitous since the internal space was very much decreased by the
snug fit of the batteries and convective losses through the hole in the case, despite a nylon cover,
were surely significant.
A single DC/DC converter (Intronics KZ338, 40W max, 20-60V input) provided power at +/-
12V and +5V to RLAM electronics. Our conservative expectation was that 2 alalne battery packs
would provide at least 4 days operation. In fact, the insulated cases kept them warm enough that
they remained operational for 8 days. Even then, in one case, the pair of battery packs was down
to 23.2V under load, which meant that there was stil about a day left. In practice at the higher
than expected temperatures, it seems that each pack can provide as much as 2.5 kwh.
3.6 Software
The software consisted of 2 main programs, TXRLAM which ran on the RLAM's and RXRLAM
which ran on the receiving computer. Both machines ran DOS 5.0.
In the field the RLAM's were configured to boot from 1 MB of flash memory as drive A:. For
software development purposes, they could be connected to hard and floppy disks via the onboard
SBC interfaces and booted normaly. A switch on the side of the chassis controlled the effective
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boot drive. No memory manager was used since al of extended memory was accessed via interrupt
15 services for data buffering. Unessential utilties, TSR's or drivers were not used, to keep the
system as simple and unencumbered as possible.
Power was applied to the RLAM's, either by mating the 2-pin connectors that were avaiable at
the 4" diameter cable entrance or by the survival radio link switch which controlled the shutdown
input ofthe DC/DC converter. The "autoexec.bat" fie would continuously invoke the application
"ftp" over the WaveLAN link in an attempt to download a program of a particular name from
the receiving system. IT the receiver was alve, this program would be downloaded and executed.
Normaly it was TXRLAM but could have been any other program as wel. Once the program was
aboard, the RLAM would execute it. This feature alowed TXRLAM code to be modified at any
time to fi bugs or add features and simply be made avaiable the next time the RLAM's were
forced to power up and boot via the survival radio link. When not telemetering data, the RLAM's
would repeatedly attempt to establish a STREAM (TCP /IP) connection over the WaveLAN with
the receiving machine. Once the connection was established, the RLAM would transmit its time at
second marks to the receiving system and listen for a command block from the receiving computer.
The sequence of events to establish a TCP connection over the wireless LAN after power up was
the following:
. RLAM's use "ftp" to attempt program download until successful
. RLAM's make repeated attempts to net_connect with the receive system.
. At the receiver node, for each RLAM, a net-descriptor is created, netJisten is attempted for
a net_connect by each RLAM, desired net_options are set.
. sequentialy a net-write requested of each RLAM for its time, netJead, and shown on screen
as a sign that the RLAM's are alve and well.
. When desired, a parameter command string net_write to each RLAM, Le. setup its acquisition
program and commence data collection at a specified time.
· Sequentialy netJead data blocks from RLAMs. As data arrives, assemble a Data Record
Header and write a data record to tape. The intent is to minimize transmision collsion
overhead by ensuring that RLAM's don't tal until spoken to.
. When operations are to be stopped, sequentialy close connections. The RLAM's resort to
net_connect attempts awaiting a restart.


















































11 0 27 CH 11 select
12 0 28 CH 12 select
13 0 29 CH 13 select
14 0 30 CH 14 select
15 0 31 CH 15 select
Once the 32 byte command block was received, the AD24 boards were configured and synchro-
nized at the time specified by "sync..econd". In this way, multiple RLAM's started sampling at
the same time.
H anyone RLAM malunctioned, the receiver would recognize an error condition and the acqui-
sition process would halt.
Each RLAM was equipped with 16 MB of memory, of which 14 MB could be used as a large
circular data buffer. The WRITE pointer was started at the 1MB boundary. Data interrupts from
the MASTER AD24 board would cause a routine to unload a fied amount of data (typicaly hal
or 4096 samples) from the FIFO on each AD24 board. This would take about 3.6 ms per 8 channel
AD24 using inlne assembly and the INSW instruction per card (16 bit transfers).
The programmable sample counter was setup to interrupt RLAMS as discussed earlier. The
interrupt from this event would cause a "subheader", shown below, to be assembled and the trans-
mission of this 32 byte structure as well as a data record to the receiving computer. Likewise, the
program RXRLAM at the receiver would know by keeping track of the amount of data telemetered
from each RLAM, when to expect these subheaders. This was essentialy a consistency check to
assure that RLAM( s) appeared to be operating correctly. Once al subheaders were received, a new
data record was as summed and the DRH was written to tape, followed by a data record (ususaly
1008 Kbytes), as it was received from RLAM(s). Thus there was no need to buffer ful data records
at the receiving computer.
The 32 byte RLAM '''subheader'' structure is:
struct rlamec_hdr
-(
char key (4) ;
unsigned int rec;
unsigned int yr;















From the receiving machine, the acquisition process could be stopped at any time, causing a
graceful disconnection form the RLAM(s).
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Software was written using Borland V3.1 C in the DOS environment. The PC/TCP Develop-
ment Kit libraries from FTP (the company) now support both Microsoft and Borland compilers.
Our code used the FTP libraries, "pclib" and "netlib".
A Network Data Interface Standard (NDIS) driver is supplied with the WaveLAN adapter mak-
ing it easy to implement TCP lIP connectivity using Microsoft's Lan Manager. This is realy a
key feature of using a radio LAN adapter as a telemetry link between 2 data acquisition systems
because it alows one to implement a simplified IP functionalty directly in acquisition code. The
established reliabilty of the LAN protocols mean that the hardware or software engineer is not con-
cerned with error detection, correction and data retransmission issues. (There may be a "Clarkson"
packet driver avaiable for the WaveLAN adapter by now but we have not pursued the matter.)
An improvement that we plan for a new project is realtime retransmission of data to another
workstation connected to the receiver over a cabled Ethernet.
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A Appendix, AD24 Functional Detail
A.I Operation
Here the operation of the AD24 board is described in detai. In retrospect, control functions of
the AD24 may have been accomplished in less space and with more flexibilty using a.programmable
logic device such as an Altera or Xyli PLD. At the time we thought it more expedient to use
conventional "glue" logic rather than invest the resources needed to become proficient at PLD
design. Having done this, I think that we could argue in favor of the PLD based design.
The table below summarizes the I/O addresses associated with the AD24 operation. Some
addresses are used for actual data, control or status I/O whie others are used as strobes. Al are or
are treated as 16 bit operations, though only the data FIFO reads and the writes to the sequencer
FIFO actualy involve 16 bit transfers.
IIPUT / OUTPUT PORT ADDRESSIIG FOR THE AD24 BOARD
ADDRESS - II HEX R/V OUTPUT PII FUCTIOI
3 2 1 0
--------------------------------------------------------------------------------
o 0 0 0 0 V U22- YO 8 bit, load control register (CTRL)
1 0 0 0 8 V U22-Y! 8 bit, load sample counter ( COUlT)
o 0 1 0 2 V U22-Y2 9 bit, load sequencer (SEQ)
1 0 1 0 A V U22- Y3 strobe, latch cnt intervale (COUlT_SET)
o 1 0 0 4 V U22- Y3
1 1 0 0 C V U22-YS strobe, main reset (BOARD_RST)
o 1 1 0 6 V U22- Y6 strobe, reset sync pulse FF (SYlC_RST)
1 1 1 0 E V U22-Y7 strobe, clock data from
sequencer manually (IPSTRB)
o 0 0 0 0 R U20- YO 16 bit, read data FIFO (DATA)
1 0 0 0 8 R U20-Y1 8 bit, read STATUS register (STATUS)
o 0 1 0 2 R U20- Y2 strobe, reset data FIFO l s (DATA_RST)
1 0 1 0 A R U20- Y3 strobe, reset sequencer FIFO (SEQ_RST)
o 1 0 0 4 R U20-Y4 strobe, reset ADC. chipsets (ADC_RST)
1 1 0 0 C R U20-YS strobe, cycle sequencer once (IADVSQ)
o 1 1 0 6 R U20-Y6 c
J~
1 1 1 0 E R U20- Y7
.T~8
~r~
A VRlTE TO ADRS 300H IIITIATES SAMPLIIG SYICHROIOUSLY 01 ALL CARDS (AD24SYlC)
Prior to use, solder jumper selections associated with ground, gain and signal routing (at the
differential amplifier) must be made on the AD24 board. Power jumper selections, interrupt selec-
tions and the sample counter modulo must be made using shorting jacks. Table 1 is a list of al the
solder jumpers and "wrap or jack" jumpers on the AD24 board along with their function.
The I/O BASE address is selected with a dip switch. One of 4 selections (000,100,200 or 300H)
for the ADC SYNC address are made with bits S8 & S9 of the same switch. The DIP switch bit
functions shown represent a base I/O address of 210H and an ADC SYNC address of 300H. Bit S7
must be in the "ON", (logic 0) position.
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I51 52 53 54 56 56 57 58 591LOGIC "0" 01 .... . I
ILOGIC "1" OFF I. . I.. 1
1__________________________________1_________1
FUCTIOI. . . . A9 A8 A 7 A6 A6 A4 A3 5A9 5A8
The board initialzation sequence for RLAM use was the following:
. issue SYNC-RST (npsyrs)
. issue BOARD_RST (nprst)
. issue DATA-RST (ndrst)
. issue SEQ_RST (nsrs)
. load the sequencer using code as shown in AD24seq
. issue CTRL word (nwrctl) set for host control, CTL=l
. issue ADC-RST
. configure ADC's using code as shown in AD24conf
. issue CTRL word, R/W=l, RSEL=l, others=O
. issue NADVSQ to run sequencer 1 complete cycle
. load sample count interrupt register; first load the count value into the 8 bit register, then
latch it into the counter, then load the (count value -1) into the register to be used subsequent .
to the first record.
. do any other acquisition setup required such as interrupt enables
. issue DATA-RST to reset data FIFO's, al cards
. issue AD24SYNC, start ADC's synchronously
. issue SYNC-RST to al cards
. respond to FIFO hal-ful interrupts to acquire data
A.2 Sequencer Functions
Figure 29 is a circuit schematic for the entire AD24 board. Device U26 is an 8 Kbyte, 9 bit
wide FIFO, usedasa sequencer to implement state machine control of the digitization process
after being loaded with a series of words by the host as part of the AD24 configuration procedure.
Sequencer "code" can be constructed to implement any of the 3 - AD24 operating modes with any
number of channels. We have constrained the number of channels in the 24 bit mode to be even
to achieve effcient FIFO storage with 3-byte samples. The sequencer code consists of a particular
pattern of l's and O's as a function of mode and the number of active channels. At the" data ready"
pulse edge (DRDY1), logic to sequentialy read 9 bit words from the sequencer FIFO is enabled.
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The final function of the sequencer code is to reset itself, triggered by the appeareance of the FIFO
empty flag. The readout logic then becomes dormant until the next positive edge of a DRDY1
pulse.
From the time of AD24SYNC, the ADC's run continuously. The sequencer becomes active only
after DRDY1 triggers a data readout cycle. The output sampling rate is a function of the CLOCK
(1 MHz for RLAM's) and the value ofthe rate bits in the CS5322 control register, as shown above.
Although the Crystal ADC chp set has a "power down" mode, this feature has not been used,
therefore unused channels do conversions but data is not read from them.
As shown in Figures 7 & 8, data readout from al 8 channels takes 224tts. At the fastest output
rate, only a short time remains between the end of 1 readout cycle and the beginning of the next.
A sequencer readout rate at the ADC CLOCK frequency requires the sequencer clock to be twice
that rate. After the rising edge of DRDY1, FF U7B is set applying the CLOCK to U14A and
U13, resulting in STROBE and NSTRBE that are double the frequency of CLOCK, and used to
readout sequencer words at the CLOCK rate. Data words are sequentialy read from each of the
active ADC's. SCLK is taken from the sequencer via U24 and applied to the ADC channel selected
with sequencer bits 5,6 & 7. Data bits are serialy clocked out sign bit first followed by the most
significant data bit, at the CLOCK rate into shift register U32. Flipflop U31A is used to latch the
sign bit.
Configured for 24 bit samples (mode 1), as each group of 8 bits is loaded into U32, they are
loaded into the data FIFO's in position such that eaCh 3-byte data word occupies 1-1/2 FIFO
locations as shown below for an 8 channel suite.













CH 0 high byte
CH 0 low byte
CH 1 mid byte
CH 2 high byte
CH 2 low byte
CH 3 mid byte
CH 4 high byte
CH 4 low byte
CH 5 mid byte
CH 6 high byte
CH 6 low byte
CH 7 mid byte
FIFO low byte
CH 0 mid byte
CH 1 high byte
CH 1 low byte
CH 2 mid byte
CH 3 high byte
CH 3 low byte
CH 4 mid byte
CH 5 high byte
CH 5 low byte
CH 6 mid byte
CH 7 high byte
CH 7 low byte
Mode 2 involves a remapping of the 24 bit word into a 16 bit word consisting of a 2 bit exponent
and a 14 bit mantissa, Figures 30 & 31. This is analogous to having an auto-ranging amplifier,
capable of 4 gain levels corresponding to 0, 3, 6 & 9 bits of gain. The sequencer code implements
this as follows for each ADC in use.
The first 8 bits are clocked out and as in mode 1, the sign bit is latched in FF U31A. As shown
in Figure 30, 1 of 4 possible data mappings is possible. The sign bit is always instaled in the most
significant position of the upper byte of the resultant 2-byte word. If any of the upper 3 bits (not
including the sign bit) are active, the exponent (BA) bits are set to "00" and the 8 bits in the shift
register are written to the upper data FIFO byte (U18). After 8 more bits are clocked into U32,
the exponent is put into the lower 2 bit positions and the resultant is written to the lower byte of
the data FIFO (U19). If none of the upper 3 original data bits are active, after 3 more are clocked
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out the same test is repeated. This process can occur up to 3 times, each causing the exponent
to be incremented. If no active bits are detected in the upper 9, the exponent defaults to "11",
the mantissa becomes the sign bit and bits 13 through 1 of the 24 bit sample word (bit 0 is never
used). The resultant high and low bytes stored in the data FIFO.
Obviously, smal signals in the presence of large signal wil suffer using this psuedo floating
point scheme since the smal signal energy wil be lost in the process of truncating to 13 bits of
resolution. However the tradeoff is often acceptable since the storage requirements become more
manageable and the measurement range remains the ful scale of the approximately 120 dB RMS
dynamic range of the converter.
The tables below describe the functions of the CS5322 FIR fiter control port bits and the























DESCRIPTIO. (bits entered serially. MSB-7 first)
o = ru. 1 = power dovn mode
o = inactive. 1 = do calibration
o = inactive. 1 = use calibration offset register
o = use modulator output. 1 = use external "TDATA"
msb of rate select code











11 0=6 CLK/4 3906 CLK/266 1687 1466 1.20 103
101=6 CLK/4 1963 CLK/612 806 732 1.04 118
100=4 CLK/4 976 CLK/1024 401 366 1.08 121
011=3 CLK/4 488 CLK/2048 201 183 1.10 124
010=2 CLK/4 244 CLK/4096 100 92 1.10 127
001=1 CLK/4 122 CLK/8192 60 46 1.10 129
000=0 CLK/4 61 CLK/16384 26 23 1.10 130
The plots of Figures 32a,b are taken from the CS5322 data sheet. They show the FIR fiter
amplitude and phase response and show that the group delay is a constant 28 output words.
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B Appendix, Battery Test Data
At low currents, we think of alne "D" cels as about 10 Ah (10-12 Wh) at O°C. As of April
1994, the Duracell model MN1300 was upgraded from a rating of 14.25 Ah to 17 Ah with a constant
load of 4.70 to .8V at 70°C. The RLAM packs did not include the new, higher rated cell. The
RLAM's draw about 24 W, or at 30 V, about .8 amp. The RLAM batteries consisted of 6 strings
of 24 cel. With 2 packs, at 30 V, a current of .067 amp was drawn from each of 12 strings (about
180), considerably less than the manufacturer's test current with a 4.70 load.
The amp-hour rating specified by Duracell is the result of a test whereby a 4.70 load is applied
to a fresh cell at 70°C. The time it takes for the cell voltage to decrease to .8V is measured. During
this test, current and voltage measurements are taken at a constant interval. These measurements
are averaged and the amp-hour rating is the product of the total time and the average current. For
the new cell, Duracell claims an average current of .235 amp and a test time of 72 hours, hence the
17 Ah rating. An average voltage of i.lV was given which indicates about 18.7 Wh at O°C with
the 4.70 load.
Unfortunately, battery manufacturers don't seem to give discharge characteristics as a function
of temperature and constant power, as is approximately the case for a system like RLAM using
DC/DC converters. Figure 33 is part of the data sheet from Duracell for the "D" size alalne cell.
From the lowest set of curves, it appears that with the RLAM load at O°C, a cell wil give about
75% of the room temperature rated energy which is better than what we usualy assume.
We conducted tests in the lab using some partialy discharged RLAM battery packs at room
temperature (about 22°C) and O°C using a partial RLAM electronics package and its DC/DC
converter. The results are shown in Figures 34a-d & 35a-d. These data are admittedly of limited
value in determining the capabilty of a ful voltage battery. However, if the straight portions of
the voltage curves are extended, increasing the power curve a corresponding amount in time, we
can estimate the energy avaable from a fresh pack to be about 1250Wh and 1700Wh at O°C and
22°C respectively.
We are unsure of the reasons for the difference between these measurements and what we
estimate from the Duracell data. We suspect that extrapolation of fresh battery data from our
measurements is inaccurate and that our tests should be repeated with fresh packs. We could also
account for the losses (smal) of Schottky protection diodes.
We do know that a pair of these battery packs ran an RLAM for 8 days and was then down to
an average cell voltage of .96V. The RLAM is known to draw about 24 Wand these packs were
kept warm by their own dissipated power in a well insulated case. (We do not have temperature
data from this unit but an experimenter is known to have warmed his hands on these packs whie
in the field.) These numbers suggest power that is not inconsistent with the Duracell data at 70°
and the RLAM load.
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C Appendix, AD24 Configuration Code
The routine AD24confis used to configure each AD24 board in a system.
1******************************* lD24conf ********************************1




p = iobase + CTRL;
1* state of CTRL port prior to entering this routine is Ox80 *1
1* ACC reset for this card has been applied prior to this routine *1
outport(p.Oxfe); 1* HI on R/V is read mode for ACC *1
outport(p.Oxfa); 1* set write mode in prep for selection of ch 0 *1
for(i=O; i~numchan; i++)
-(
1* CTRL port bits: 7 6 5 4 3 2 1 0 *1
1* ctl adr2 adr1 adrO shft r/w rsel sid *1
, 1* ctl high allows cpu to clk setup info into ADC' s *1
1* adr2-adrO for cpu ACC selection for loading config info *1
1* shft loads serial data into !DC's on falling edge *1
1* r/w selects read (hi) or write (10) to ACC.. .10 for config writes *1
1* rsel selects ADC data when hi and status info when 10 *1
x = adc_control_byte;
k = i~~4;
for(j=0;j~8;j++) 1* loop handles all 8 CTRL byte bits *1
-(
1* ACC control word is loaded MSB first. adc_control_byte is: *1
1* PWDI ORCAL USEOR CSEL I/A DECc DECb DECa *11* 10 10 10 10 10 !DC output rate *1
m = ((xtOx80)))7); 1* msb into Isb *1
out port (P. ((k I Ox8a) 1m) ) ;
1* serial bit is loaded on falling edge of SHFT *1
outport (P. ((k I Ox82) 1m) ) ;
x = x~~1;
1* move next bit into uppermost position of lower byte *1
)-
)-
outport (P. Oxfe) ;
outport (P. Ox8e) ;
outport(p.Ox06) ;
1* HI on .R/V is read mode for ACC *1
1* select ch O. read mode *1
)-
The routine ad24seq is used to load the RAM based sequencer aboard AD24's with code to
invoke 2 of the 3 avaiable modes. Mode 0, resulting in fied point 16 bit data has not been used
as it only works when the most 16 significant bits are selected.
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I............................. AD24seq ...............................1
I. Routine to load sequencer tito on AD24 card tor 16 bit ptp and
· 24 bit modes. lID addressing assumes cards in adjacent 10 space
· "mode" variable raters to 1 ot 3 modes, 16 bit tixed point (0), 24
. bit tixed point (1) l pseudo tp (2).
.
. Sequencer bit layout (9 bits):
. d8 d7 d6 d6
. MARKER SGG SFF SEE
d4 d3 d2 dl dO
LATCH AUTOGI EIABLE CLK IRESET
.1
void AD24seq(int iobase, int numchan, int mode)
i
int i,j ,k,p;
p = iobase + SEQ;
/. SEQ = 02H
it (mode==2)
i
I. this code is tor pseudo-tloat (autogain) mode
for(i=O; i~numchan; i++)
i
it(i==(numchan-l)) k = (iIOx08)~~6j
I. set last ch mark if last
else k = i~~6j
outport (p, (k I Ox0008) ) ;
outport(p, (kIOx0009));
outport(p, (kIOxOOOb));
outport (p, (k I Ox0019) ) ;
for(j=O; j~6; j++)
i
outport (p, (k I OxOOOb)) ;
outport(p, (kIOx0009));
:i
outport (p, (k I OxOOOb) ) ;
outport (p, (k I OxOOOd) ) ;
outport (p, (k I OxOOOb) ) ;
outport (p, (k I Ox0009) ) ;
out port (p, (k I OxOOOb) ) ;
outport (p, (k I Ox0009) ) ;
outport (p, (k I OxOOOb) ) ;
outport (p, (k I OxOOOd) ) ;
outport (p, (k I OxOOOb)) ;
outport (p, (k I Ox0009) ) ;
outport (p, (k I OxOOOb) ) ;
outport (p, (k I Ox0009) ) ;
outport(p, (kIOxOOOb));
outport.(p, (k I OxOOOd) ) ;
outport (p, (k I OxOOOb)) ;
outport(p, (kIOx0001));
outport (p, (k I Ox0003) ) ;
outport (p, (k I OxOOO 1) ) ;







outport (P. (k I Ox0015)) ;
for(j=O; j~8; j++)
(
outport (P. (k I Ox0003) ) ;
outport(P. (k I Ox0001)) ;
l
outport (P. (k I Ox0005) ) ;





( 1******* 24 bit code *******1
for(i=O; i~umchan; i++)
(
if(i==(numchan-l)) k = (iIOx08)~~5;
set last ch mark if last
else k = i~~5;
outport (P. (k I Ox0008) ) ;
outport (p . (k I Ox0009) ) ;
outport (P. (k I OxOOOb) ) ;




outport (P. (k I Ox0001)) ;
outport (P. (k I Ox0003) ) ;
l
outport (P. (k I Ox0005) ) ;
outport (P. (k I Ox0003) ) ;
for(j=O; j~7; j++)
(
outport (P. (k I Ox0001) ) ;
outport (P. (k I Ox0003) ) ;
l
outport (P. (k I Ox0005) ) ;
outport (P. (k I Ox0003) ) ;
for(j=O; j~7; j++)
(
outport (P. (k I Ox0001) ) ;
outport (P. (k I Ox0003) ) ;
l
outport (P. (k I Ox0001)) ;
outport (P. (k I Ox0001)) ;
outport (P. (k I OxOOO 1) ) ;
outport (P. (k I Ox0005) ) ;
outport (P. (k I Ox0001)) ;
l




The following code has been used to normalze AD24 board output in modes 1 and 2, to volts
at the input to the differential amplifiers.
1* normalization of AD24 data
* mode 1 = fixed point 24 bit (3 byte) data
* mode 2 = pseudo floating point (2 byte) data
*1
ad24_norm (mode. npts . p . q)
int mode; 1* AD24 operating mode. 1=24bit. 2=pfp *1
int npts; 1* the number of samples in the data buffer *1
unsigned int *p; 1* pointer to data buffer *1
















1* 24 bit data. even # eh only. 3 - 16 bit words per 2 samples *1
-(
1* val is a long. vale e dUJY unsigned ehar pointer *1
vale = (unsigned ehar*),tval;
for(i=O; i~npts; i++)
-(
if (i%2==0) 1* even #'d eh. OK for neh=1 too *1
-(
1* hi byte. 1st FIFO word is HSByte of 1st sample -~ HSByte of long *1
vale (3) = rawe (1) ;
1*10 byte. 1st FIFO word is 2HSByte of 1st sample -~ 2HSByte of long *1
vale (2) = rawe (0) i
1* hi byte. 2nd FIFO word is LSByte of 1st sample -~ 3HSByte of long *1
vale (1) = rawe (3) ;
ì
else 1* odd # eh *1
-(
1* 10 byte. 2st FIFO word is HSByte of 2nd sample -~ HSByte of long *1
vale (3) = rawe (2) ;
I*hi byte. 3rd FIFO word is 2HSByte of 2st sample -~ 2HSByte of long *1
vale (2) = rawe (6) ;
1* 10 byte. 3nd FIFO word is LSByte of 2st sample -~ 3HSByte of long *1
vale (1) = rawe(4);1* iner ptr to next sample pair *1
rawe += 6;
ì











exp = 1 ~~ ((p(i)lOx03)*3);
q(i) = (double) (p(i)~~2)*4.6/8192/exp/.626);
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Figure 2. RLAM CONFIGURATION USED FOR SIMI-94 EXPERIMENT
3-AXIS GEOPHONES
HYDROPHONE
Figure 3. RLAM PACKAGE SHOWING INSULATED CASE,





Figure 4. Photograph showing one of the RLAM deployments during SIMI-94. Note the
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Figure 8. Timing diagram, AD24 control logic for 16 bit "pseudo floating point mode, (mode
2).





JP28 JP29COM 8, 0837 l
COM 5, 0837
Figure 9. Shown are the AD24 Ground connections, via on-board solder
jumpers. We have typically connected JP7 A-H, J28, & J41 for RLAM use
where all power is taken from the ISA bus +5 & +/-12. A different combination









Figure 10. AD24 power source jumpers. V5+ and V5- power the
ADC's. VAMP+ and VAMp. power the analog receivers. Vcc, Vdd and "+"
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Figure 11. An example of an RLAM data trace plot acquired during a deployment during
SIMI-94 before the I/O noise problem had been resolved. Note the characteristic large 2.5 mvpp
negative going spikes that coincided with AD24 data FIFO read operations. The smaler spikes




RLAM-ADC Time series. CH O. afer UP bypassing
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Points (g 3906 Hz sample rate
Figure 1:3. The same RLAM channel as in Figure 12 after bypass capacitors were added.
Most channels are similar though a few show a very much reduced replica of Figure 12.
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a 200 400 600 800 1000 1200
Points c! 3906 Hz sample rate
Figure 12. RLAM channel time series before addition of 470pf NPO bypass capacitors in
close proximity "to the differential amplifer inputs on the AD24 board. A smaler amplitude pulse
following the first corresponds to the FIFO readout of the second AD24 board.
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Figure 14. Circuit schematic of RLAM timing control board. Functions included are realtime
clock (82C54), DTMF decoder, !RIG reader with AGC, 1 lvlHz VCXO, DC/DC converter shutdown
control, UHF radio power regula.tor.
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oAD24 - ADC Spectr, 8 - 1 K avg, æ 1 (7 point Hody widow)
Figure 15a. Ful 24 bit output
from AD24 converter board with + IOdBV
input directly to SDC viajulUper JP8A-
H and 976Hz ouput rate. Distortion
and sidelobe energy are probably partly
due to signal generator. Dynamic range
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Figure 15h. Compressed 16 hit
"pfp" output from AD24 converter board
with +10dBV input directly to SDC
via jumper JP8A-H and 976Hz ouput
rate. Distortion peaks due to word
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AD24 .. ADC Spectnin 8 - 1 K avg, CH 1 (7 point HOOy window)
Figure 15c. Full 24 bit output
from AD24 converter board with -lOdBV
input directly to SDC viajuiiper JP8A-
H and 976Hz ouput rate. Distortion
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Figure I.5d. ' Compressed 16 bit
"pfp output from AD24 converter board
with -10dBV input directly to SDC
via jumper JP8A-H and 976Hz ouput
rate. Distortion peaks due to word
truncation and aliasing.
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AD24 - ADC Spectr, 8 - 1 K avg, CH 1 (7 point Hody widow)
Figure 15e. Full 24 bit output
from AD24 converter board with -:30dBV
input directly to SDC via jumper .JP8A-
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AD24 - ADC Spectrm, 8 - 1K avg, CH I (7 point Hody window)
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-40 .............
Figure 15f. Compressed 16 bit
"pfp output from AD24 converter board
with -30dBV input directly to SDC
via jumper .JP8A-H and 976Hz ouput

























AD24 - ADC Spectrm, 8 - 1 K avg, CH 1 (7 point Hody window)
Figure 15g. Full 24 bit output
, from AD24 converter board with -50dBV
input directly to SDC via jumper .JP8A-
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AD24 - ADC Spectrm, 8 - 1 K avg, CH 1 (7 point Hody window)
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Figure 15h. Compressed 16 bit
"pfp output from AD24 converter board
with -50dDV input directly to SDC
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Figure 16a. Full 24 bit output
from AD24 converter board with +lOdBV
input directly to SDC via jumper .JP8A-
H and 1953Hz ouput rate. Distortion
and sidelobe energy may be partly due
to signal generator. Dynamic range
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AD24 - ADC Spectrm, 8 - 1 K avg, CH 1 (7 point Hody window) .
Figure 16b. Compressed Hi bit
"pfp" output from AD24 converter board
...""".."..",.....""",,,,,,,,,,,,,. with +10dBV input directly to SDC
via jumper .JP8A-H and I 95;HIz ouput
rate. Distortion peaks due to word
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AD24 - ADC Spectr, 8 - 1 K avg, æ i (7 poiDt Hody widow)
Figure 16c. Full 24 bit output
from AD24 converter board with - lOdBV
....... ...... input directly to SDC via jumper 'iPSA-
H and 1953Hz ouput rate. Distortion
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Figure 16d. Compressed 16 bit
. . "pfp output from AD24 converter hoard
-20 ,.. ,........: .........,..,.......,.........,:..............,.:.......,... with -lOdBV input directly to SDC
: via jumper JP8A-H and 1953Hz onput
¡ . rate. Distortion peaks due to word
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AD24 - ADC Spectr, 8 - 1 K avg, CH 1 (7 point Hody window)
Figure 16e. Full 24 bit output
from AD24 converter hoard with -aOdBV
input directly to SDC via jumper .JP8A-
H and 1953Hz ouput rate. and alias-
mg.
. . .
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Figure 16f. Compressed 16 bit
"pfp output from AD24 converter board
. with -30dBV input directly to SDC
,..,.,,'¡ "...."..""'1"."""'"''1''''.......,,'''',,..,,''''' via 
jumper JP8A-H and 195:3Hz ouput
. rate. Distortion peaks due to word
truncation and aliasing.
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AD24 - ADC Spectrm, 8 - 1K avg, æ 1 (7 point Hody widow)
iglire 16g. u 24 it output
from AD24 converter board with -50dBV
input directly to SDC via jumper JP8A-
...........: ................:.................:................¡......."" H and 1953Hz ouput rate. and alias-
mg.
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Figure 16h. Compressed 16 hit
"pfp output from AD24 converter hoa.rd
with -50dBV input directly to SDC
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AD24 - ADC Spectrm, 8 - 1 K avg, CH 1 (7 point Hody widow)
20
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Figure 17a. Full 24 bit output
from AD24 converter board with +lOdBV
- - .
, .. .. . , .. .. , ~, . .. . . .. . , .. . .. .,.. .. .. .. . . .. .. .. .. .. .. . . .. ..
input directly to SDC via jumper .JP8A-
H and 3906Hz ouput ra.te. Distortion
..................:...., .... and sidelobe energy are probably pa.rtly
due to signal generator. Note that dy-
.. na.mic range has been apparently re-
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AD24 - ADC Spectrm, 8 - 1 K avg, CH 1 (7 point Hody window)
20
o ,--" ,,---,--,,---- " ..~.. . -.............,............,...,........,
Figure 17b. Compressed 16 bit
"pfp" output from AD24 converter board
with +IOdBV input directly to SDC
via jumper JPSA-H and :3906Hz ouput
rate. Distortion peaks due to word
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AD24 - ADC Spectrm, 8 - 1 K avg, CH 1 (7 point Hody window)
Figure 17c. Full 24 bit output
from AD24 èonverter board with -lOdBV
input directly to SDC via jumper JP8A-
H and 3906Hz ouput rate. Distortion
may be partly due to signal generator.
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AD24 - ADC Spectrm, 8 -IK avg, CH 1 (7 point HOOy widow)
Figure lid. Compressed 16 bit
"pfp output from AD24 converter board
with -IOdBV input directly to SDC
....:.................:........ ................. viajuniper JP8A-H and :390(jI-Iz onput
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AD24 - ADC Spectr, 8 - I K avg, CH 1 (7 point Hody widow)
Figure 17e. Full 24 bit output
froin AD24 converter board with -30dBV
-4 .....,...",..,. ......",.... ."",............"..,,,....... input directly to SDC via 
jumper JP8A-
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Figure 17f. Compressed 16 hit
"pfp output from AD24 converter hoard
with -30dBV input directly to SDC
via jumper JP8A-H and 3906Hz ouput






















Peak value is -29.73:
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AD24 - ADC Spectnm, 8 - i K avg, æ i (7 point Hody window)
Figure 17g. Full 24 hit output
from AD24 converter hoard with -50dBV
input directly to SDC via jumper JP8A-
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AD24 - ADC Spectnm, 8 - i K avg, æ i (7 point Hody window)
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Figure i 7h. Compressed 16 hit
"pfp output from AD24 converter board
with -50dBV input directly to SDC
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AD24 - ADC Spectrm, CH 3 (7 point Hody window)
Figure 18a. Full scale AD24 out-
............., ,...........,.: .....,.,.....).....,.,....,.,!.....,... put, 16 hit "pfp niode, from +28dB
: current mode hydrophone preamp with
.....,........ ............................,................,........, -38dBV input, 976Hz ouput rate. Preamp
is the distortion source.
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Figure 18h. Full scale AD24 out-
put, 16 bit "pfp mode, from +:28d 8
current mode hydrophone preamp with
-58dBV input, 976Hz OUpl1t rate. Prea.mp
........;......... is the distortion source.-60
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AD24 - ADC Spectrm, CH 1 (7 point Hody widow)
Figure 19a. FUll scale AD24 out-
put, 16 bit "pfp mode, from +28dB
current mode h);d-rophone preamp with
...........,.....,..,....., -38dBV input, 1953Hz ouput rate. Preamp
is the distortion source.
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AD24 - ADC Spectrm, CH 1 (7 point Hody widow)
Figure 19b. FUll scale AD24 out-
,..,.""....i..""""."...L"""""",L.",.."""",;.""", put, 16 bit "pfp mode, from +28dB
: ¡ . . current mode hydrophone preamp with, . .
........"".. ,.....,.".....L"".,...,."L."""""".,;",...... -58dBV input, 1953Hz ouput rate. Preamp 
: . is the distortion source.
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AD24 - ADC Spectrm. CH 1 (7 point HOOy widow)
-20
Figure 20a. Full scale A D:24 ou t-
put, 16 bit "pfp mode, from +:28dB
current mode hydrophone preamp with
-38dBV input, 3906Hz ouput rate. Preamp
is the distortion source.
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AD24 - ADC Spectrm, CH I (7 point Hody window)
Figure 20b. Full scale AD24 out-
put, 16 bit "pfp mode, from +28dB
current mode hydrophone preamp with
-58dBV input, 3906Hz ouput rate. Preamp
is the distortion source.
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AD24 - ADC Spectrm, CH 1 (7 point HOOy widow)
Figure 21a. AD24 outpnt with
i/p open, 16 bit "pfp mode, 9ï6Hz
ouput rate, single 512 point PSD. Full
scale would he -IQdBV.-80 ....
. - . . . . .
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AD24 - ADC Spectrm, CH 1 (7 point HOOy widow)
Figure 21 b. AD24 output with
i/p from 28dB preamp with its input
shorted, 16 bit "pfpmode, 976Hz ouput
rate, single 512 point PSD. Full scale
would be -10dBV.
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AD24 - ADC Spectrm, CH 1 (7 point HOOy window)
Figure 23a. AD24 output with
ifp open, 16 bit "pfp mode, 3906Hz
ouput rate, single 512 point PSD. Full
scale would be -10dBV. Note SDC FIR
filter bump in the noise floor above
1kHz.
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AD24 - ADC Spectrm, CH 1 (7 point HOOy window)
Figure 23b. AD24 output with
ifp from 28dB preamp with its input
shorted, 16 bit "pfp mode, 3906Hz ouput
rate, single 512 point PSD. Full scale
would be -IOdBV.
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Figure 24. The receiving system for RLAM's monitors
status of TCP connection, downloads command/control code,
stores data from all RLAM systems to 8mm tape, performs
simple checks on data quality and status of RLAM operation.
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Figure 25 RLAM battery. Each pack consists of 2 layers of 72 D-alkaline
cells, arranged as shown in 7 rows of 6 plus 6 rows of 5 cells. The pack is
connected as 6 parallel stacks of 24 cells each with an isolation diode (1 N5822
Schottky or equivalent) resulting in a nominal 36 V. The finished dimensions ar
14.9"L X 8.0"W X 4.91IH. The anticipated maximum continuous current from a
single pack was about 1.4 amps at -10 degrees C. Leads are #16 or larger wire.
Total estimated watt-hours per pack at 25C is about 2000; at OC about 1500,
assuming discharge to 18V. The manufacturer was Battery Assemblers Inc.,
Bohemia NY, 516 567 8855.
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Figure 26a. RLAM-2, time series of internal temperature at 486 processor heat sink, near
the bottom of the package, 4.8min sample period, 51MI-94 deployment. X-axis is sample count;
vertical mark at about sample 900 indicatés time that RLAM was brought into the hut. Figure
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Figure 2ïa. RLAM-2, time series of internal temperature on top of one of the batterypacks,
6.4min sample period, SIMI-94 deployment. X-axis is sample c.unt; vertical mark at about sample
900 indicates time that RLAM was brought into the hut. Figure 27b is the spectrum showing a
peak near the daily frequency of .0000116 Hz. .
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Time, 15 min/count, starts 4/2/94 0715Z ends 4/22/94 2345Z
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Figure 28a. Time series of outside ambient air temperature during 51MI-94, 2 - 22 April, 15




















AD24 - ADC Spectrm, CH 1 (7 point HOOy window)
Figure 22a. AD24 output with
ilp open, 16 bit "pfp mode, 1953Hz
ouput rate, single 512 point PSD. Full
scale would be -10dBV.
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AD24 - ADC Spectrm, CH 1 (7 point HOOy window)
Figure 22b. AD24 output with
ilp from 28dB preamp with its input
shorted, 16 bit "pfp mode, 19.';mz ouput
rate, single 512 point PSD. Full scale
would be -IOdBV.
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pfp~r=604,2~dB pre~mp I/p short, nOfm'd for +20dB ~AD24 :
Peak value ls -69.35: :. .
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Figure :29. Circuit schematic of the AD:24 hoard.
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16 BIT PSEUDO FLOATING POINT WORD MAPPING TO 24 BITS
CASE # 1 EXPONENT = 00
_ _::::;;iiffjjffffffffffffffffjjffii;;::::--
15 BIT WORD - BA-OO
GAIN NORMALIZATION - 0
CASE #2 EXPONENT = 01
- - - - - - - - - - - - - -- - - - - - - - - - - - -- - - -- - - -- - - - - ------ - -- -- -- - - - - - - - - - -- - - - - - --
2~ BIT RECONSTRUCTED WORD
¡g!~ 1010 1::1:: ¡::¡:~I~ ~:!~: b: b~ b: b: C: C:~
15 BIT WORD - BA-01
GAIN NORMALIZATION - B
CASE #3 EXPONENT = 10
- - -- - - - ------ ---- - ---------- -- - - -- --- --- --------------- ------------- ---
2~ BIT RECONSTRUCTEO WORD
/////////////'////////////////////'///// / / / , '/ , , , , / , ,.. . 15. BIT WORD - BA-10GAIN NORMALIZATION - 5~
CASE #4 EXPONENT = 11
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- -- - --- - - - - - - - - -- - - - -- - - - -- - -- - - - -- - - - --
2~ BIT RECONSTRUCTED WORD
"""""'"'"""""'"'
Figure :30.
15 BIT WORD - BA-11
GAIN NORMALIZATION - 512
2~ BIT RECONSTRUCTED WORD
Mapping of 24 hit AD24 output to 16 hit pseudo floating point (pfp) mode 2.
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24 BI T WORD
CASE * 1 EXPONENT 00
8HI~T INTO TEST REØISTEIl Tte _T SIDNinCAT S BnS ~_..IO lBnS n - tBJ







'f1!!I - SAVE Al STDF 'l-. II 81T. C 'teN SHIP" IN . MD 81TS ~i1,S l!! - II
SAVE ..ic STOR T". B Bns PLUS E_NT B"-oO
AS AN . 81' LIITI!
CASE *2 EXPONENT 01
SHIFT INTO TEST REOISTER THE MOT SIGNIFICANT II BITS FRO AID nUTS 23 - Ul)
"N~TS ?
IQI'''1'71'''1AN~TS ?
,..I,..lu I,~ 'tS - SAVE SIDN PLUS THE!I 7 BnS eTteN SHin IN B 00 Bns IBns
'---ï---




SAVE I: STORE t-1"I,n:"Qi...ln~ ri
--T- - L---r-_-I
SA\'£ C STOR
SAVE AN STDA THEIl a 81TS PLLI EJrNT &A-at
.. .. B Bn LSlTE
CASE *3 EXPONENT 10
SHJF"T INTO TEST REGISTER ,.. IC'T SJaNJF1CANT B 811S FAJ "'0 181TS 23 - Ul)
ANY ACTJ'I£ 81TS ?
E _L -,~~I ,,:",bni,Qi'''1'71'''1 NO - SHIFT IN 3 MO BITS (BITS 1:1 - 13) - INCMENT EXPNT CQT SA
..~~r~t ~ITS ?..i'''1'71'''I'''I''I'''1 NO - SHIF' IN 3 MO 81TS 18ITS 12 - 10J - IICMINT E~NT COT SA
~
AN~TS ?
,''1,,,1,, I,nl 'tS - SAVE SIDN PLUS Ttell ? Bns C THEN SHi~T IN B MO BnS IBnS 011 - 021
--ï---..
i.ai...ln71n..i...i..ln~In,,1 ~
'---T- - .. rL---r-_-I
SAVE ¡; STl-
-EÄsË #~- -EXPÕNËÑT- - -11- - - - --- -- -- -- --- -- ---- -- -- ---- ------
L----ï-----J
SAYE G STORE
SAVE AND STDFE THe II 81TS PLUS EXPNENT
U-lO AS AN 8 81T LSIYTE
Alf ACTIVE BITS ?
i
bL¡:~:J'al,..1,71,..1 fC - SHIFT IN 3 IC BITS 18119 15 - t3J - nCAEMIINT EXPNT COT BA
AN J~~ ~oTl!l ?
QI'''1'71,..I,..i,.:,,,¡ NO - SHIP" IN 3 MO 11119 IIU1S S2 - 'JOJ - JNCMINT I!~NT CQT SA
MY ACTJY.E lilTS 7
r-L. -I
1'71'''1'''1'' ,,,1,,,1.. I,nl NO - SHIP" IN 3 .. 81TS IBITS 011 - 071 - I~NT EXPNT CO 8A
~
~ ._ _ ,n ~a~:n~ ..VE SIDN .... THER 7 BITS C THEN "I~T IN B _ BITS IBITS OB - 001
-i ('HE LAST SHIP" I3S HOT 111HC IN DATA an A '..ILI.. 0 IN!TIEAOJL------ï------j
SAVE G STOR
tli...i..i."i."i.~ ~ SA.. AN ST_ Tte_ B BITS..US
--T- - r E_NT ..U .. _ B BIT LSIYTEL---r--_I
BA'" C BT_
- FDA NEDA'lYE (2-9 COEMINTl .... AC1JVE IIi' '.81 1S If D.. INSTEAD OF' t..
A t IN THE SIGN SIT AUTOMTICALLY DfANDS THe CJACJTli TO TEST F'ø. O.S
NOTE
Figure :n. AD24 algorithiii for conversion of 24 hit AD24 output to 16 hit pseudo floating
point (pfp) mode,2.
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FILTER CHARACTERISTICS (TA = Tmin to Tmax; VD+= 5V; GND = OV; CLKIN = 1.024 MHz;
transfer function shown in Figure 2; unless otherwise specified.)
Output Word Rate Passband Passband Flatness
-3dB Freq. Stopband Group Delay
fo (Hz) f1 (Hz) RPB (dB) f2 (Hz) f3 (Hz) (Note 13) (ms)
4000 1500 0.2 1652.5 2000 7.25
2000 750 0.04 824.3 1000 14.5
1000 375 0.08 411.9 500 29
500 187.5 0.1 205.9 250 58
250 93.8 0.1 102.9 125 116
125 46.9 0.1 51.5 62.5 232
62.5 23.4 0.1 25.7 31.25 464
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Frequency (Hz)
Figure 2. CS5322 Digital Filter Pasband Ripple
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Frequency (Hz)
Figure 3. CS5322 Digital Filter Passband Ripple
fo = 125Hz
Figure 32a.
50 75 100 125
Frequency (Hz)
Figure 4. CS5322 Digital Filter Passband Ripple
fo = 250 i,z
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Frequency (Hz)
Figure 5. CS5322 Digital Filter Pasband Ripple
fo = 500 Hz
"" r-
o 200 400 600 800
Frequency (Hz)
1000
Figure 7. CS5322 Digital Filter Passband Ripple
fo = 2000Hz
-5,206,250
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Figure 6. CS5322 Digital Filter Pasband Ripple
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49
Figure 9. CS5322 Impulse Response, fo = 62.5 Hz Figure 10. CS5322 Impulse Response, fo = 1000 Hz
Figure :32b. Crystal Semiconductor CS5:322 FIR filter charcteristics, showing constant group
delay of 28 samples.
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CONSTANT RESISTANCE AT 70°F (21°C)
TYPICAL CONTINUOUS PERFORMANCE
CHARACTERISTICS WITH




VARIOUS TEMPERATURES TO 0.8 VOLTS
Duracell data showing discharge characteristics of "n" size alkalne 1.5V cell.
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0.8
Single RLAM batteiy afer par use. 0 degres Celcius
Figure 34a. RLAM battery test
...,...! (g O°C, near constant power output, ..,.....L.........,.,.., ......, ....,...
: current vs. time.
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Figure Mb. RLAM hattery test
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Single RLAM battery after paral use, 0 degrees Celcius
12
Test began with ~attery voltage at 3p
11.5 ",.".""." Figure 34d. RLAM battery test
(Q O°C, battery power vs. time. The
large jumps are due to the low resolu-
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Figure 34c. RLAM battery test
(Q O°C, battery volta.ge vs. time. Note,
test was performed on a partially iised
RLAM battery pa.ck. The starting volt.-
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Figure 3.'5a. RLAM battery test
(Q 72°C, near constant power output,
current vs. time.
0.2
o 5000 6000 7000 80003000 40001000 2000
Time, miutes



























Figure :l5b. RLAM battery test
(Q 72°C. temperature Ys. time.
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Figure 35d. RLAM battery test!
(Q 72°G, battery power vs. time. The ¡ :
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Figure 35c. RLAM hattery test
(Q 72°G, battery volta.ge vs. time. Test
was performed on a partially used RLAM
battery pack. The sta.rting voltage was
typically 37.5V. The reason for the small ...."....."...."';.................., ........."........































































































































AD620 GAIN = 20 DB
AD620 GAIN = 40 DB
(NEITHER JUMPER = 0 DB)
SENSOR VAMP+ FILTER BYPASS
POSITIVE SIDE CURRENT MODE LOAD
VOLTAGE MODE LOAD CONNECT
NEGATIVE SIDE CURRENT MODE LOAD
EACH CHANEL ANALOG GND TO AID FILTER GND
COMMON ANALOG GND TO AID FILTER GND
PREAMPLIFIER OUTPUTS CONNECTION TO AID
PC BUS +5V TO CARD LOGIC
PC BUS -12V TO CARD REGULATORS
PC BUS +12V TO CARD REGULATORS

































EXTERNAL SUPPLY +8V TO VAMP+
INTERNAL +8V REGULATOR TO VAMP+
EXTERNAL SUPPLY COMMON TO ANALOG GND
LOGIC DIGITAL GND TO ANALOG GND
EXTERNAL SUPPLY -8V TO VAMP-
lNTERNAL -8V REGULATOR TO VAMP-
EXTERNAL SUPPLY +8V TO AID CHIP +5V REG
PC BUS +12V THRU JP11 TO AID CHIP +5V REG
EXTERNAL SUPPLY -8V TO AID CHIP -5V REG
PC BUS -12V THRU JP10 TO AID CHIP -5V REG
EXTERNAL SUPPLY +5V TO LOGIC
EXTERNAL SUPPLY +5V TO AID FILTER +5V
PC BUS +5V THRU JP9 TO AID FILTER +5V
EXTERNAL SUPPLY +5V RTN TO LOGIC GND
LOGIC GND TO AID FILTER DIGITAL GND






ON-BOARD 4MHZ OSCILLATOR DISABLE
ON-BOARD 1MHZ CLOCK CONNECT
ON-BOARD 2MHZ CLOCK CONNECT
ON - BOARD CLOCK BUFFER ENABLE
1MHZ CLOCK TO LOGIC BUFFER CONNECT
ON-BOARD 1MHZ CLOCK TO LOGIC BUFFER CONNECT
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